

# Efficient Inverter Configuration for Hybrid Electric Vehicles: A Three Phase Integrated Approach

Donepudi Tatarao<sup>1,2</sup>, Anupalli Immanuel<sup>3</sup>

**Abstract:** Multilevel inverters (MLIs) have become essential in power electronics due to their capability to improve power quality, minimize harmonic distortion and enhance efficiency in medium and HV applications. It achieves a smoother waveform, reducing total harmonic distortion (THD). Hybrid electric vehicles (HEVs) are increasingly recognized for their ability to reduce fuel consumption and emissions in modern transportation. Their performance largely depends on the efficiency of power conversion systems, particularly in the inverter setup. In this study, a novel 3-phase 25-level MLI configuration is proposed with fewer switches. The primary objective is to reduce harmonics through high-level MLI implementation and motor optimization in electric vehicle applications. Proposed research suggests a novel three phase 25-level hybrid inverter tailored for hybrid electric vehicles, featuring an innovative hybrid DC-DC and DC-AC topology that utilizes fewer switches to enhance cost effectiveness. Simulation results indicate that the three phase 25-level MLI improves voltage stability and further mitigates harmonics compared to a single phase configuration. While comparing with conventional converters, MLIs offer significant benefits, including high frequency switching and advanced modulation techniques for precise control. It generates output voltage with minimal harmonics, lower dv/dt stress on switches and introduces common mode voltage. In particular, the 3-phase 25-level inverter system achieves a smoother waveform, reducing THD. The proposed system has been validated using MATLAB/Simulink. Additionally, the comparative analysis between the proposed 1-ph, and 3-ph 25-level MLI topologies are also presented.

**Keywords:** Multilevel Inverter, Hybrid Electric Vehicles, Pulse Width Modulation, Phase Disposition.

## History

Received: 05-03-2026;

Revised: 07-04-2026;

Accepted: 19-04-2026



D. Tatarao

[donepudi10@gmail.com](mailto:donepudi10@gmail.com)

<sup>1</sup>Department of Electrical and Electronics Engineering, Bharatiya Engineering, Science and Technology Innovation University, Gorantla – 515231, India.

<sup>2</sup>Department of Electrical and Electronics Engineering, Aditya University, Surampalem – 533437, India.

<sup>3</sup>Department of Electrical and Electronics Engineering, Gayathri Institute of Technology and Management, Hyderabad – 509103, India.

## 1. Introduction

Power electronics has emerged as one of the most actively researched and rapidly evolving domains within electrical engineering. The scope of power electronics continues to expand, especially in solar photovoltaic systems, which are becoming increasingly essential in the modern energy landscape. With the rising demand for uninterrupted, high-quality power and the rapid depletion of non-renewable energy sources, engineers in the field are driven to develop innovative solutions. One significant area of study in power electronics is multilevel inverters [1] (Voltage Source Converters). These inverters have garnered considerable attention for industrial medium voltage applications. However, as the number of voltage levels in conventional MLIs

increases, the complexity [2] of both the power and control circuits escalates due to enhancing number of components and driving circuits. Additionally, system reliability tends to decrease while the number of discrete elements increases. To enhance efficiency and refine output voltage waveforms, various MLI topologies have been introduced [3]. Multilevel inverters have become crucial in modern applications, particularly with the increasing integration of Renewable Energy Sources (RES) [4 - 5]. They are widely used in micro grid systems and are particularly advantageous for medium and high-power applications [6]. Traditionally, inverters were limited to two voltage levels (+V and -V), regulated through Pulse Width Modulation (PWM) techniques [7]. However, this methodology is skilled at addressing issues such as prominent harmonic distortion, Electro Magnetic Interference (EMI), and  $dv/dt$  stress [8]. The foremost concern is the high THD and reducing semiconductor related switches [9] to mid level and high voltage grids (2.3, 3.3, 4.16, or 6.9 kV). To discuss these limitations, the perception of MLI was presented. By utilizing multiple voltage levels, MLI not only effectively diminishes the harmonic distortion [10] but also generates a smooth sinusoidal output waveform and distributes the voltage stress more efficiently across power electronic switches [11 - 12]. So, these devices become gradually imperative in industrial applications, like static VAR compensators, renewable energy systems and motor drives [13]. Over the last few years, numerous MLI topologies have been established. This indicates remarkable encroachment in the field of PE and involves a variety of configurations, including H-Bridge Multilevel Inverters (CHB-MLI), Flying Capacitor Multilevel Inverters (FC-MLI) [14], Diode Clamped Multilevel Inverters (DC-MLI) and Cascaded [15 - 16]. Each of these devices utilizes independent DC sources, contributing to their operational flexibility. With multiple voltage levels via a considerate integration of ideal power switches, capacitors and diodes, these innovative topologies are designed to generate stepped waveforms [17]. In the evolution of MLI technology, the 3-level designs, described by voltage levels of (0,  $+V_{dc}$  and  $-V_{dc}$ ) have been a noteworthy step forward. MLIs facilitate the creation of a more refined staircase waveform [18 - 19], which positively impacts the quality of the power output by incorporating more voltage levels. This upgrading

topology assists in reducing THD, which is a crucial metric for maintaining the efficiency and longevity of the systems and diminishes  $dv/dt$  stress [20], which is a rapid voltage change. Such reductions enhance the reliability and performance of the inverter, leading to a more efficient and effective power conversion. As voltage levels increase, complexity is encountered in switching control and voltage imbalance [21 - 22]. To mitigate these issues, advanced control techniques, optimized driver circuits and efficient modulation approaches are required. Cascaded Hybrid MLIs equipped with isolated DC voltage sources are very dominant among the other topologies [23] due to their ability to operate without the need for capacitors and diode clamping. By increasing the number of H-bridges, it is possible to enhance the voltage levels that produce a smooth sinusoidal waveform [24 - 25]. However, increased control complexity is the substantial drawback, due to of more number of power electronic switches required, regardless of their efficiency. Though, these MLI topology having significant advantages for instance, usages fewer components [26] achieving the same number of voltage levels while compared to conventional multilevel converters, eliminates the need for clamping-diodes and voltage balancing-capacitors [27 - 28] provisions soft-switching techniques, reducing reliance on bulky and less efficient resistor capacitor diode snubber circuits, it is suffering from a drawback, the requirement of separate DC voltage sources [29] for real power conversion, which may restrict certain applications. The present study addresses a novel 3-phase 25-level MLI topology that lessens the number of switches while keeping the output voltage levels high. This design also has low THD and high efficiency, which makes it perfect for electric vehicles (EVs) motor drive applications like PMSM and BLDC systems [30]. The significant contributions of this work include:

- Optimization of the number of switching-components and DC-sources this design effectively
- Minimization of system complexity while maintaining superior out-put voltage quality with reduced THD.
- Optimization of voltage stress distribution and power conversion efficiency.

A comparative evaluation demonstrating the proposed topology achieves design optimally balances component count, voltage stress, conversion efficiency, harmonic distortion and maximizes performance and the same or better efficiency than other designs. As per prior research, the main objective of this paper is to deliver a higher-level output voltage with less control complexity and lower THD. Section 2 outlines the hybrid electric vehicles, Section 3 illustrates the dynamic modeling and control of converter configuration, Section 4 includes phase disposition in multi carrier PWM, Section 5 presents Single phase 25 - level MLI topology, Section 6 describes the simulation of the proposed 3-phase, 25-level MLI configuration and results discussion & conclusion are described in Section 7.

## 2. Hybrid electric vehicles

The following Fig. 1, illustrates the schematic example of HEV. This system comprises four key components, electric motor, a generator, a battery management system and DC/DC converter topology.

Each component plays a vital role in overall functionality. It effortlessly manages and coordinates the driving forces generated via the ICE, electric motor and generator by leveraging a planetary gear system. To ensure smooth transitions, optimize vehicle performance between propulsion sources and improve overall efficiency, this collaboration is crucial. A 57 kW, gasoline engine operating at 6000 RPM, the ICE subsystem configuration is designed for high-performance output. The engine maintains stability by regulating speed and preventing overshooting, equipped with a speed governor. Along with the vehicle dynamic subsystem integrates all mechanical components such as chassis, suspension, wheels, and steering system. A 57 kW, gasoline engine operating at 6000 RPM, the ICE subsystem configuration is designed for high performance output. The engine maintains stability by regulating speed and preventing overshooting, equipped with a speed governor. Along with the vehicle dynamic subsystem, which integrates all mechanical components such as chassis, suspension, wheels, and steering system.




Fig. 1: Schematic exemplory of HEV






Fig. 3: Input voltage waveform of DC/DC converter.




Fig. 4: Output voltage waveform of DC/DC converter.




Fig. 5: Output current waveform of DC-DC converter.

### 3.2 DC/AC modeling

These converters play a critical role in several domains, including motor drives, uninterruptible power supplies (UPS), EVs and renewable energy systems. It also covers the key components such as circuit topologies and operational modes. There are two key types of inverters, viz. Voltage Sourced Inverters (VSI) and Current Sourced Inverters (CSI). VSIs generate the desired AC output voltage waveform while upholding a constant input DC voltage. Whereas CSIs produce the desired AC output current waveform using a persistent input current. Since both VSI and CSI are duals, their functionalities can be understood by comparing their respective voltage and current dualities. The Fig. 6 depicts the operating model of inverter configurations for electric vehicles.

The Input DC power to the inverter in DC-AC Converter (Inverter) is given by (6),

$$w_{in}^{inv} = v_{dc} \cdot i_{dc} \quad (6)$$

Where,

$w_{in}^{inv}$  = Inverter input (DC – AC converter)

For a balanced three phase, the output AC power (7),

$$w_{ac} = \frac{3}{2}(v_d i_d + v_q i_q) \quad (7)$$

$w_{ac}$  = AC power output

$v_d$  = direct axis voltage

$i_d$  = direct axis current

$v_q$  = quadrature axis voltage

$i_q$  = quadrature axis current

Converter output power, for a 3-phase inverter, the L-to-L output voltage (fundamental component) is given by (8),

$$w_{ac\_out} = \eta_{dc-ac} \cdot w_{inv\_in} = \sqrt{3} v_{LL} \cdot i_L \cos(\phi) \quad (8)$$

Where

$\eta_{dc-ac}$  = Inverter efficiency

$v_{LL}$  = Line – to – line voltage

$i_L$  = line current

$\cos(\phi)$  = Power factor

Then the total power flow (Collaborative System Equation (9))

$$w_{total} = \eta_{dc-ac} \cdot \eta_{dc-ac} \cdot w_{dc\_in} = \eta_{in} \cdot w_{dc\_in} \quad (9)$$

This is the core collaborative equation, showing how input DC power is converted efficiently into motor-driving AC power. For an HEV, the DC/DC converter and DC/AC converter (inverter) work together to manage and convert power from the battery (source) to drive the AC load and vice versa during regenerative braking.

Where,

$\eta_{dc-ac}$  = efficiency of the DC – AC converter

This provides the intermediate high-voltage DC for the inverter.




Fig. 6: EV configuration with inverter topology.

#### 4. Phase disposition (PD) in multi-carrier PWM

Phase Disposition (PD) is a widely used Multi Carrier Pulse Width Modulation (MCPWM) technique designed for controlling MLIs. Its primary objective is to generate a smooth AC output waveform while significantly reducing harmonic distortion. In PD-PWM, multiple high frequency triangular carrier signals are employed. At the starting all of these remain coordinated and maintain alignment throughout the modulation process at the same point. A low frequency sine wave serves as the reference signal, which is unceasingly compared with the carrier signals.




Fig. 7: Phase disposition in Multi Carrier PWM

The switches of the inverter are triggered based on whether the reference falls below each carrier or the signal surpasses. The output waveform that closely resembles a pure sine wave; this progression results in the generation of multiple voltage levels. Synchronization of all carriers ensures a more balanced waveform with minimal harmonic distortion, improves waveform smoothness and symmetry for more efficient power conversion (improved output voltage quality) are key advantage of this technique. PD-PWM is widely adopted in industrial applications and is easier to implement when compared with alternative PWM techniques such as Phase-Opposition Disposition (POD) and Alternative-Phase Opposition Disposition (APOD). The Fig. 7, depicts the Phase Disposition (PD) in Multi-Carrier PWM, used for generating gate pulses for the proposed 25-level MLI topology.

#### 5. Single phase 25- level MLI topology

Single phase 25- level MLI configuration utilizes four distinct, unequal DC sources and 12 switches to achieve output voltage ranging from  $+12 V_{dc}$  to  $-12 V_{dc}$  successfully. Fig. 8, represents the MATLAB/Simulink model of the proposed 1- phase 25-level MLI. This configuration significantly optimizes efficiency by minimizing DC sources by 67% and reducing the number of switches by 75%. Table. 1, summarizes the necessary switching patterns for generating the required 25-level output voltage. To mitigate THD and enhance the performance, various PWM techniques are employed in multilayer inverters. Numerous multicarrier PWM methods are available to improve waveform quality. This study specifically implements an MCPWM strategy with PD, effectively reducing THD in both output voltage and current. As the number of levels increases, the complexity of the power and control circuits in typical MLIs also tends to rise, owing to the increased number of driving circuits and other constituents involved. This increase in discrete components may impact system reliability. To address these challenges, various MLI topologies have been thoughtfully developed to enhance component efficiency while simultaneously improving the output voltage waveform. Recent research efforts in this area have explored techniques for fine-tuning triggering angles, which can aid in minimizing the generated harmonics during the operation as well as reducing the overall number of required switches. The calculation of typical cascaded-MLI circuit's switching devices and DC sources can be approached as (10 – 11).

$$\text{Switch count} = 2(\text{Level} - 1) \quad (10)$$

$$\text{DC Source count} = (\text{Level} - 1)/2 \quad (11)$$

For a single-phase 25-level inverter, the switching table typically lists the states of switches corresponding to each voltage level. Since the same switching logic is applied to the other two phases with a  $120^\circ$  phase shift, the table remains consistent across phases, with appropriate phase offsets. In the recommended configuration, the number of switching devices and DC sources are chosen as (12 - 13),

$$\text{Switch count} = (\text{Level} - 1)/2 \quad (12)$$

$$\text{DC Source count} = (\text{Level} - 1)/6 \quad (13)$$

Number of H-bridge cells per phase required (14),  
 $m = 2N + 1$  (14)

Where,

$m$  is the number of voltage level

$N$  is the number of H-bridge cells per phase

For 25 levels,  $N = 12$

Total output voltage is (15),

$$v_{out}(t) = \sum_{i=1}^{12} v_i(t) \quad (15)$$

Where,  $v_i(t) \in \{-v_{dc}, 0, +v_{dc}\}$

It gives level from is  $-12v_{dc}$  to  $+12v_{dc}$  which includes 25 discrete steps.

$$\{-12v_{dc}, -121v_{dc}, -10v_{dc} \dots \dots 0 \dots \dots +10v_{dc}, +11v_{dc}, +12v_{dc}\}$$

Total output voltage in fourier series form (16),

$$v_{out}(\omega t) = \sum_{n=1,3,5\dots}^{\infty} \left(\frac{4v_{dc}}{n\pi} \sum_{k=1}^{12} \cos(n\theta_k)\right) \sin(\omega t) \quad (16)$$

Where,

$n = \text{odd harmonic number}$

$\theta_k =$  switching angle of  $k^{\text{th}}$  cell (for positive half cycle)

By solving this to eliminate lower order harmonics like 5<sup>th</sup>, 7<sup>th</sup>, 9<sup>th</sup>, 11<sup>th</sup> etc., by maintaining the fundamental.

Modulation index (17),

$$m_a = \frac{v_{ref}}{12v_{dc}} \quad (17)$$

Where

$v_{ref} =$  Desired fundamental voltage peak of the output fundamental component.

This topology operates based on a modular cascaded architecture, wherein each inverter cell is supplied by independent DC sources ( $VDC_1-VDC_4$ ) to collectively synthesize a multilevel output voltage waveform. The power switches ( $Q_1-Q_4$  and  $S_1-S_8$ ) are driven in a precisely coordinated switching sequence to establish distinct conduction paths, as illustrated in the operating modes shown in the Fig. 9 (a), (b), (c) & (d). In each mode, selected switches are turned ON to either insert or bypass specific DC sources, resulting in the generation of multiple discrete voltage levels at the load terminals.




Fig. 8: Single phase 25 level inverter using sub multilevel cells.




Fig. 9: Current path diagram in various operating modes at output voltage of (a) 12 V, (b) -6 V, (c) 5 V, (d) -12 V

The combination of these switching states enables both positive and negative polarity voltage levels, thereby achieving full-cycle operation. The proposed design thoughtfully incorporates four distinct DC voltage sources (130, 130, 26 & 26 V), utilizing a total of 12 switches to achieve an impressive 25-level output voltage range from +12 V<sub>dc</sub> to -12V<sub>dc</sub>. This innovative configuration offers significant benefits, including a

75% reduction in the number of switches and a 67% decrease in the number of DC sources. The arrangement of the DC voltage sources is thoughtfully organized in a ratio of 1: 1.5: 5 V<sub>dc</sub>. For further clarification, Table. 1, provides the switching patterns of MLI needed to attain the desired 25-level output voltage. Fig. 9, depicts a comprehensive current route diagram for the inverter system's various modes of

operation. Fig. 9 (a), depicts the current route used to obtain an output voltage of  $+12 V_{dc}$ , which is especially important for specific applications. Fig. 9 (b), depicts the current route required to provide an output of  $+6 V_{dc}$ , a configuration that is frequently used in power supply applications that need a negative voltage reference. Fig. 9 (c) depicts the current route for producing a  $+5 V_{dc}$  output voltage, which is a commonly used standard for low-voltage electronic equipment. Finally, Fig. 9 (d) displays the current route required to obtain an output voltage of  $-12V_{dc}$ , which is frequently used in analog circuits and other specialized electronic applications. Careful gating signal design ensures that complementary switches do not conduct simultaneously, preventing shoot through conditions and enhancing system reliability. Additionally, the topology inherently supports bidirectional current flow, making it suitable for inductive loads such as motor drives. This makes the proposed configuration highly suitable for high-efficiency and high performance electric vehicle drive applications.

By assuming symmetric wave form with 25- level, RMS voltage is given by (18 – 19),

$$V_{RMS} = \sqrt{\frac{1}{T} \left( \int_0^T V_0^2(t) dt \right)} \quad (18)$$

$$V_{RMS} \approx \sqrt{\frac{1}{T} \left( \sum_{k=1}^n (V_k^2 \cdot \Delta t_k) \right)} \quad (19)$$

Where

$V_k$  = Voltage at each level

$\Delta t_k$  = Duration of level  $k$

$\Delta t_k$  = Duration of level  $k$

Table. 1 presents the switching states for the proposed 25-level MLI topology and Fig. 10 and Fig. 11 depict the output voltage waveform and its FFT analysis for single phase 25 level MLI, respectively. To improve the performance and stability, numerous PWM approaches were carefully incorporated with multilayer inverters, resulting in a considerable reduction in total THD. This decrease is critical for ensuring the quality of power transmission and limiting potential interference with other electronics. Furthermore, it was tested on numerous multicarrier PWM systems for efficacy in a variety of settings. In this work, it was selected to use a MCPWM technique

based on PD methodology. To optimize waveform morphologies and achieve lower THD levels in both output voltage and current, this approach is specially designed, resulting in improved overall system performance and efficiency. FFT analysis is an effective method for decomposing signals into their frequency components and applies to both 1-phase and 3-phase voltage signals. When it comes to 3-Phase signals, the analysis considers three distinct voltage waveforms.




Fig. 10: Output voltage waveform of single phase 25-level MLI.





Fig. 11: FFT Analysis for single phase voltage.

## 6. Proposed 3-phase 25- level MLI configuration

The 3-phase 25-level MLI is a type of power converter used in HEVs to reduce THD improves the efficiency and enhance power quality. These inverters are designed to provide higher voltage levels with reduced switching losses making them ideal for EV applications. Fig. 12, represents the Matlab/Simulink model of proposed 3-phase 25-level MLI, and the output voltage of the 3-phases shown in the Fig. 13.

**Table. 1:** Switching states of 25-level output voltage


| Conducting switches: 1 = ON, 0 = OFF |       |       |       |       |       |       |       |       |       |       |       |       |                    |
|--------------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|--------------------|
| Level                                | $Q_1$ | $Q_2$ | $Q_3$ | $Q_4$ | $S_1$ | $S_2$ | $S_3$ | $S_4$ | $S_5$ | $S_6$ | $S_7$ | $S_8$ | $V_{out}$          |
| 1                                    | 1     | 0     | 1     | 0     | 1     | 1     | 0     | 0     | 1     | 1     | 0     | 0     | 12V <sub>dc</sub>  |
| 2                                    | 0     | 1     | 1     | 0     | 1     | 1     | 0     | 0     | 1     | 1     | 0     | 0     | 11V <sub>dc</sub>  |
| 3                                    | 0     | 0     | 1     | 0     | 0     | 1     | 0     | 1     | 1     | 1     | 0     | 0     | 10V <sub>dc</sub>  |
| 4                                    | 0     | 1     | 1     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0     | 0     | 9V <sub>dc</sub>   |
| 5                                    | 1     | 0     | 1     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 0     | 0     | 8V <sub>dc</sub>   |
| 6                                    | 1     | 0     | 0     | 1     | 1     | 1     | 0     | 0     | 1     | 1     | 0     | 0     | 7V <sub>dc</sub>   |
| 7                                    | 0     | 1     | 0     | 1     | 1     | 1     | 0     | 0     | 1     | 1     | 0     | 0     | 6V <sub>dc</sub>   |
| 8                                    | 0     | 0     | 0     | 1     | 0     | 1     | 0     | 1     | 1     | 1     | 0     | 0     | 5V <sub>dc</sub>   |
| 9                                    | 0     | 1     | 0     | 1     | 0     | 0     | 1     | 1     | 1     | 1     | 0     | 0     | 4V <sub>dc</sub>   |
| 10                                   | 1     | 0     | 0     | 1     | 0     | 0     | 1     | 1     | 1     | 1     | 0     | 0     | 3V <sub>dc</sub>   |
| 11                                   | 1     | 0     | 0     | 0     | 1     | 1     | 0     | 0     | 0     | 1     | 0     | 1     | 2V <sub>dc</sub>   |
| 12                                   | 0     | 1     | 0     | 0     | 1     | 1     | 0     | 0     | 0     | 1     | 0     | 1     | 1V <sub>dc</sub>   |
| 13                                   | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 0     | 1     | 0     | 1     | 0     | 0                  |
| 14                                   | 0     | 1     | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 0     | 1     | 0     | -1V <sub>dc</sub>  |
| 15                                   | 1     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 0     | 1     | 0     | -2V <sub>dc</sub>  |
| 16                                   | 1     | 0     | 0     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 1     | 1     | -3V <sub>dc</sub>  |
| 17                                   | 0     | 1     | 0     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 1     | 1     | -4V <sub>dc</sub>  |
| 18                                   | 0     | 0     | 0     | 1     | 1     | 0     | 1     | 0     | 0     | 0     | 1     | 1     | -5V <sub>dc</sub>  |
| 19                                   | 0     | 1     | 0     | 1     | 0     | 0     | 1     | 1     | 0     | 0     | 1     | 1     | -6V <sub>dc</sub>  |
| 20                                   | 1     | 0     | 0     | 1     | 0     | 0     | 1     | 1     | 0     | 0     | 1     | 1     | -7V <sub>dc</sub>  |
| 21                                   | 1     | 0     | 1     | 0     | 1     | 1     | 0     | 0     | 0     | 0     | 1     | 1     | -8V <sub>dc</sub>  |
| 22                                   | 0     | 1     | 1     | 0     | 1     | 1     | 0     | 0     | 0     | 0     | 1     | 1     | -9V <sub>dc</sub>  |
| 23                                   | 0     | 0     | 1     | 0     | 1     | 0     | 1     | 0     | 0     | 0     | 1     | 1     | -10V <sub>dc</sub> |
| 24                                   | 0     | 1     | 1     | 0     | 0     | 0     | 1     | 1     | 0     | 0     | 1     | 1     | -11V <sub>dc</sub> |
| 25                                   | 1     | 0     | 1     | 0     | 0     | 0     | 1     | 1     | 0     | 0     | 1     | 1     | -12V <sub>dc</sub> |



**Fig. 12:** Matlab/Simulink model of proposed 3-phase 25-level MLI.


**Table. 2:** Comparative analysis

| Parameter           | 11-level MLI | 17-level MLI | 19-level MLI | 21-level MLI | Proposed MLI |
|---------------------|--------------|--------------|--------------|--------------|--------------|
| THD (%)             | 4 – 6        | 2.5 – 4      | 2.3 - 3.5    | 2-3.2        | < 2.40       |
| Efficiency (%)      | 94 – 96%     | 96 – 97.5%   | 96 – 97%     | 96 – 97%     | 97%+         |
| Switching Loss      | Less         | Moderate     | High         | High         | Less         |
| Thermal Performance | Moderate     | Good         | Critical     | Challenging  | Good         |
| Power Density       | High         | Very High    | Very High    | Ultra-High   | Maximum      |
| Control Complexity  | Medium       | High         | High         | Very High    | Less         |



**Fig. 13:** Output waveforms of 3- phase MLI

FFT analysis is an effective method for decomposing signals into their frequency components and applies to both 1-phase and 3-phase voltage signals. When it comes to 3-Phase signals, the analysis considers three distinct voltage waveforms. This approach enables the identification of phase imbalances and harmonic distortion in the system, contributing to a more comprehensive understanding of its performance. Fig. 14, depicts the FFT analysis for the 3-phase output voltage of the proposed 25-level MLI. The comparative analysis among other conventional MLIs with the proposed 3-phase, 25-level MLI topology is provided in the Table. 2.



**Fig. 14:** FFT Analysis for 3-phase voltage

## 7. Conclusion

HEVs are emerging as a significant technology for both present and future generations. These vehicles are complex dynamic systems, with 3-phase inverters being utilized for high power applications. When engaging a voltage source inverter functioning in 120° conduction mode, harmonic losses and copper winding are minimized, ensuring accurate output waveforms for rotor speed, rotor angle and electromagnetic torque in both open loop and closed loop configurations. The comparative analysis with other conventional MLIs is provided in the Table. 2. Simulation results obtained using the Mat lab/Simulink environment demonstrate the effectiveness of this study. To summarize, the proposed 3-phase 25-level integrated inverter configuration offers a highly efficient and forward-thinking solution for HEVs. By carefully optimizing the number of switching components and DC-sources, this design effectively minimizes system complexity while maintaining superior output voltage quality with reduced THD. In this study, the proposed system has achieved a low THD of 2.4%. Furthermore, by using advanced multicarrier PWM techniques refines performance is refined, ensuring seamless transitions across voltage levels. Moving forward, future studies could focus on advancing modulation strategies and exploring system wide integration to improve scalability and adaptation across various electric vehicle platforms.

## Funding

This research received no external funding.

### Data Availability Statement

All data generated or analyzed during this study are included in this published article and its supplementary information files.

### Conflict of Interest

The authors declared “No conflict of interest”.

### CRedit authorship contribution statement

Conceptualization, DT and AI; methodology, DT; software, DT; validation, DT and AI; formal analysis, AI; investigation, DT; resources, DT; data curation, DT; writing—original draft preparation, DT; writing—review and editing, AI; visualization, AI; supervision, AI; project administration, AI; funding acquisition, AI. All authors have read and agreed to the published version of the manuscript.

### References

- [1] K. Zeng, Y. Zheng, Y. Xu, Q. Gao, and J. Zhou, “An adaptive harmonics suppression strategy using a proportional multi resonant controller based on generalized frequency selector for PMSM”, *Actuators*, Vol. 15, No. 2, art. no. 76, 2026.  
<https://doi.org/10.3390/act15020076>
- [2] M. Alharbi, “The dual role of grid-forming inverters: power electronics innovations and power system stability”, *Electronics*, Vol. 15, No. 5, art.no. 1115, 2026.  
<https://doi.org/10.3390/electronics15051115>
- [3] J. Stottner, C. Hanzl, C. Terbrack, C. Endisch, “Holistic evaluation and optimization of multilevel inverter designs for electric vehicle applications”, *Energy Reports*, Vol. 13, pp. 3561-3573, 2025.  
<https://doi.org/10.1016/j.egy.2025.03.001>
- [4] R. Jayaraman, S. Thamizharasan, J. Baskaran, V. Meena, J. Bahadur, V. K. Jadoun, “High efficiency multilevel inverter topology with minimal switching devices for enhanced power quality and reduced losses”, *IET Power Electronics*, Vol. 18, No. 1, art. no. e12851, 2025.  
<https://doi.org/10.1049/pel2.12851>
- [5] A. Awadelseed, A. Lewicki and D. Kondratenko, “1- $\phi$  seven level switched capacitor boost multilevel inverter topology with optimized number of components”, *IEEE Access*, Vol. 13, pp. 64148-64159, 2025.  
<https://doi.org/10.1109/ACCESS.2025.3558617>
- [6] M. S. Ahmed, R. Raushan and M. W. Ahmad, “A reduced component count self balance quadruple boost seventeen level switched capacitor inverter”, *IEEE Journal of Emerging and Selected Topics in Power Electronics*, Vol. 12, No. 1, pp. 791-802, 2024.  
<https://doi.org/10.1109/JESTPE.2023.3339891>
- [7] D. Chattejee, C. Chakraborty, S. Dalapati, “Pulse width modulation techniques in two-level voltage source inverters, state of the art and future perspectives”, *Power Electronics and Drives*, Vol. 8, No. 1, pp. 335-367, 2023.  
<https://doi.org/10.2478/pead-2023-0023>
- [8] A. F. Nashee, M. A. H. Ali, N. M. AL-Shammary and A. L. Salih, “Sliding mode control with multilevel inverter for PMSM motor”, *Tikrit Journal of Engineering Sciences*, Vol. 32, No. 3, 2025.  
<https://doi.org/10.25130/tjes.32.3.32>
- [9] N. K. Dewangan, D. Verma, R. Agrawal, D. Kumar, K. K. Gupta, “Reliability evaluation of a novel fault tolerant multilevel inverter with reduced components”, *Electrical Engineering*, Vol. 105, pp. 1655-1668, 2025.  
<https://doi.org/10.1007/s00202-023-01744-3>
- [10] M. Chindamani, C. S. Ravichandran, and M. Alamelumangai, “Drive control using multilevel inverter for electric vehicle application: a hybrid SCSO-SNN technique”, *IETE Journal of Research*, Vol. 70, No. 4, pp. 8232–8241, 2024.  
<https://doi.org/10.1080/03772063.2024.2378475>
- [11] T. Ramesh, B. Thulasi, P. D. Kumar, and M. Mohan, “Five level inverter fed model predictive current control for a five phase PMSM drive”, *IETE Journal of Research*, Vol. 70, No. 10, pp. 7922–7937, 2024.  
<https://doi.org/10.1080/03772063.2024.2362346>
- [12] S. T. Meraj, S. S. Yu, M. S. Rahman, A. A. Arefin, M. S. H. Lipu, H. Trinh, “A novel extendable multilevel inverter for efficient energy conversion with fewer power components: Configuration and experimental validation”, *International Journal of Circuit Theory and Applications*, Vol. 52, No. 6, pp. 2760-2785, 2023.

- <https://doi.org/10.1002/cta.3910>
- [13] A. R. Ali, A. A. Abdulghafoor, R. K. Antar, "Design a 25-level inverter topology with less switching devices fed by PV systems", *International Journal of Power Electronics and Drive Systems*, Vol. 14, No. 3, pp. 1816 - 1824, 2023.  
<https://doi.org/10.11591/ijpeds.v14.i3.pp1816-1824>
- [14] X. Guo, X. Wang, C. Wang, Z. Lu, C. Hua and F. Blaabjerg, "Improved modulation strategy for single-phase cascaded h-bridge multilevel inverter", *IEEE Transactions on Power Electronics*, Vol. 37, No. 3, pp. 2470-2474, March 2022.  
<https://doi.org/10.1109/TPEL.2021.3109982>
- [15] R. Venkadesh, R. AnandhaKumar, G. Renukadevi, "THD reduction in measurement of H - Bridge multilevel inverter using pulse modulated switching integrated with linear quadratic regulator", *Measurement: Sensors*, Vol. 24, art. no. 100435, 2022.  
<https://doi.org/10.1016/j.measen.2022.100435>
- [16] A. Ramesh, B. S. Deepak, M. Ravindra, K. V. S. R. Murthy, "Study of different techniques to mitigate temporary overvoltage in photovoltaic system", *Materials Today: Proceedings*, Vol. 56, pp. 3222-3226, 2022.  
<https://doi.org/10.1016/j.matpr.2021.09.370>
- [17] S. R. Khasim and C. Dhanamjayulu, "design and implementation of asymmetrical multilevel inverter with reduced components and low voltage stress", *IEEE Access*, Vol. 10, pp. 3495-3511, 2022.  
<https://doi.org/10.1109/ACCESS.2022.3140354>
- [18] K. Thakre, K. B. Mohanty, V. S. Kommukuri, A. Chatterjee, P. Nigam, S. K. Gupta, "Modified cascaded multilevel inverter for renewable energy systems with less number of unidirectional switches", *Energy Reports*, Vol. 8, pp. 5296-5304, 2022.  
<https://doi.org/10.1016/j.egy.2022.03.167>
- [19] T. Zhao and D. Chen, "A power adaptive control strategy for further extending the operation range of single phase cascaded h-bridge multilevel PV inverter", *IEEE Transactions on Industrial Electronics*, Vol. 69, No. 2, pp. 1509-1520, 2022.  
<https://doi.org/10.1109/TIE.2021.3060646>
- [20] M. Jalhotra, L. K. Sahu, S. Gupta and S. P. Gautam, "Highly resilient fault-tolerant topology of single phase multilevel inverter", *IEEE Journal of Emerging and Selected Topics in Power Electronics*, Vol. 9, No. 2, pp. 1915-1922, April 2021.  
<https://doi.org/10.1109/JESTPE.2019.2936271>
- [21] C. Dhanamjayulu, S. Padmanaban, V. K. Ramachandaramurthy, J. B. Holm-Nielsen and F. Blaabjerg, "Design and implementation of multilevel inverters for electric vehicles", *IEEE Access*, Vol. 9, pp. 317-338, 2021.  
<https://doi.org/10.1109/ACCESS.2020.3046493>
- [22] M. D. Siddique, S. Mekhilef, S. Padmanaban, M. A. Memon and C. Kumar, "Single-phase step-up switched capacitor based multilevel inverter topology with SHEPWM", *IEEE Transactions on Industry Applications*, Vol. 57, No. 3, pp. 3107-3119, May-June 2021.  
<https://doi.org/10.1109/TIA.2020.3002182>
- [23] F. Faraji, A. A. M. Birjandi, S. M. Mousavi G, J. Zhang, B. Wang and X. Guo, "An improved multilevel inverter for single phase transformer less PV system", *IEEE Transactions on Energy Conversion*, Vol. 36, No. 1, pp. 281-290, March 2021.  
<https://doi.org/10.1109/TEC.2020.3006552>
- [24] P. Rajesh, F. H. Shajin, and B. N. Kommula, "An efficient integration and control approach to increase the conversion efficiency of high current low voltage DC/DC converter", *Energy Systems*, Vol. 13, pp. 939-958, May 2021.  
<https://doi.org/10.1007/s12667-021-00452-w>
- [25] D. H. Al-Mamoori, S. M. Ayob, and M. S. Arif, "Single stage transformer less multilevel boost inverter with zero leakage current for PV system", *International Journal of Power Electronics and Drive Systems*, Vol. 16, No. 1, pp. 673-682, 2025.  
<http://doi.org/10.11591/ijpeds.v16.i1.pp673-682>
- [26] M. A. Hosseinzadeh, M. Sarebanzadeh, M. Rivera, E. Babaei and P. Wheeler, "A reduced single phase switched diode cascaded multilevel inverter", *IEEE Journal of Emerging and Selected Topics in Power Electronics*, Vol. 9, No. 3, pp. 3556-3569, June 2021.  
<https://doi.org/10.1109/JESTPE.2020.3010793>
- [27] A. Salem, H. Van Khang, K. G. Robbersmyr, M. Norambuena and J. Rodriguez, "Voltage source multilevel inverters with reduced device count: topological review and novel comparative

- factors”, *IEEE Transactions on Power Electronics*, Vol. 36, No. 3, pp. 2720-2747, March 2021.  
<https://doi.org/10.1109/TPEL.2020.3011908>
- [28] A. E. T. Maamar, M. Kermadi, M. Helaimi, R. Taleb and S. Mekhilef, “An improved single phase asymmetrical multilevel inverter structure with reduced number of switches and higher power quality”, *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 68, No. 6, pp. 2092-2096, June 2021.  
<https://doi.org/10.1109/TCSII.2020.3046186>
- [29] M. S. O. Yeganeh, P. Davari, A. Chub, N. Mijatovic, T. Dragičević and F. Blaabjerg, “A single phase reduced component count asymmetrical multilevel inverter topology”, *IEEE Journal of Emerging and Selected Topics in Power Electronics*, Vol. 9, No. 6, pp. 6780-6790, Dec 2021.  
<https://doi.org/10.1109/JESTPE.2021.3066396>
- [30] A. S. Veerendra, M. R. Mohamed, M. H. Sulaiman, K. Sudhakar, and K. Peddakapu, “Modelling and simulation of dual sourced front end converter for hybrid electric vehicles”, *International Journal of Ambient Energy*, Vol. 43, No. 1, pp. 1646–1653, 2019.  
<https://doi.org/10.1080/01430750.2020.1712245>



**Copyright:** © 2026 by the authors, Licensee ITEECS, India. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

\*\*\*